

SEMI China CSM Std. Technical Committee

SiC Epitaxial Wafer Task Force



Gan FENG

General Manager

Epiworld International Co., LTD

Dec. 5, 2024

STANDARDS

Leaders of 4H-SiC Epitaxial Wafer Task Force

No.	Name	Company	Industry Chain
1	Gan FENG 冯淦	Epiworld International Co., LTD 瀚天天成电子科技（厦门）有限公司	Epitaxial 外延生产企业
2	Guosheng SUN 孙国胜	Institute of Semiconductors, CAS 中科院半导体所	Epitaxial Research Institute 外延研究机构

Members of 4H-SiC Epitaxial Wafer Task Force

No.	Name	Company	Industry Chain
1	Zhixia CHEN 陈志霞	Epiworld International Co., LTD 瀚天天成电子科技（厦门）有限公司（外延）	Epitaxial 外延生产企业
2	Yi WANG 王翼	The 55th Research Institute of China Electronics Technology Group Corporation 中国电子科技集团第五十五研究所	Epitaxial 外延生产企业
3	Weili IU 芦伟立	Heibei Semiconductor Research Institute 中国电子科技集团第十三研究所	Epitaxial 外延生产企业
4	Chengzhan LI 李诚谟	CRRC Times Semiconductor Co., LTD 株洲中车时代电气股份有限公司	Device 器件制作企业
5	Jianxin JI 计建新	TOPE Technologies Co.,LTD 绍兴澎芯半导体有限公司	Device 器件制作企业
6	Guanagyan SHI 施广彦	Global Power Technology Co., LTD 泰科天润半导体科技（北京）有限公司	Device 器件制作企业
7	Yingmin WANG 王英民	China Electronics Technology Group Corporation No. 46 Research Institute 中国电子科技集团公司第四十六研究所	Substrate Research Institute 衬底研究机构
8	Zongjing SHE 佘宗静	Tankeblue Semiconductor Co., Ltd 北京天科合达半导体股份有限公司	Substrate 衬底生产企业
9	Tom Barbieri	Wolfspeed	Substrate & Epitaxial 衬底 & 外延生产企业

Members of 4H-SiC Epitaxial Wafer Task Force

No.	Name	Company	Industry Chain	Remark
10	赵丽丽 Lili ZHAO	哈尔滨科友半导体产业装备与技术研究院有限公司	Substrate Research Institute 衬底研究机构	
11	倪炜江 Weijiang Ni	安徽芯塔电子科技有限公司	Device 器件制作企业	
12	Masayoshi Obara	Shinetsu Handotai	Device 器件制作企业	
13	Toshimasa Yamamoto	DENSO	Device 器件制作企业	
14	丁雄杰 Qiongjie DING	广东天域半导体股份有限公司	Epitaxial 外延生产企业	2023Q3新加入工作组
15	嵇青胜 Bovey	瑟米莱伯贸易（上海）有限公司 Semilab Trade (Shanghai) Co., Ltd.	Instrument & Equipment 仪器&设备	2023Q4新加入工作组

Documents in Work


SEMI Draft Document: 4H-SiC homo-epitaxial wafer Specification 4H-SiC同质外延片标准

➤ **Progress of Documents Work 标准工作进展**

- **Jan. 2022:** Passed the first cycle voting by SEMI Global Compound Semiconductor Technical Committee(通过semi化合物半导体标准技术委员会第一轮全球投票) .
- **Jun. 2022:** Passed SEMI ISC Audits & Reviews SubCommittee review (通过SEMI ISC Audits & Reviews SubCommittee 审阅) .
- **Jul. 2022:** Passed ratification ballot (通过全球补充投票阶段) .
- **Oct. 2022:** Passed A&R review stage, publication pending (通过A&R审阅, 现正等待正式发布中) .
- **Apr. 2023 Published. 正式发布.**

SEMI Draft Document (Published): M092-0423 4H-SiC Homoepitaxial Wafer Specification 4H-SiC同质外延片标准

Lithography Systems
Development © 2016 SEMI
Single-use document. Copying and retransmission prohibited.



5.2.9 Primary Flat Length,
5.2.10 Primary Flat Orientation,
5.2.11 Secondary Flat Length (or none),
5.2.12 Secondary Flat Orientation (or none),
5.2.13 Microscope Density,
5.2.14 Dislocation Etch Pit Density,
5.2.15 GBR,
5.2.16 SBIR,
5.2.17 Warp, and
5.2.18 Bow.
5.3 Buffer Layer
5.3.1 The conductivity type and dopant of buffer layer, and
5.3.2 The thickness and carrier concentration of buffer layer and a description of the test method used to measure it and/or calibrate the growth conditions of that layer.
5.4 Epitaxial Layer
5.4.1 Conductivity type and dopant of each layer,
5.4.2 Carrier concentration of each epitaxial layer and a description of the test method used to measure it and/or calibrate the growth conditions of that layer (ToleranceIntra-Wafer Uniformity/Test Pattern/Test Method/EI),
5.4.3 Thickness of each epitaxial layer and a description of the test method used to measure it and/or calibrate the growth conditions of that layer (ToleranceIntra-Wafer Uniformity/Test Pattern/Test Method/EI),
5.4.4 Surface killer defect and a description of the test method used to measure it (Total usable area/EE),
5.4.5 Surface roughness, and a description of the test method used to measure it,
5.4.6 Surface scratch,
5.4.7 Edge chip,
5.4.8 Crack,
5.4.9 Area contamination (surface/backside),
5.4.10 GBR,
5.4.11 SBIR,
5.4.12 Warp, and
5.4.13 Bow.
6 Requirements
6.1 The following specified parameters of the epitaxial wafer in §6.2, 6.3, and 6.4 are recommended, final parameters and process shall be agreed upon between the supplier and the customer.
6.2 Substrate
6.2.1 Polype: 4H.
6.2.2 Conductivity type: n-type.
6.2.3 Dopant nitrogen.
6.2.4 Surface orientation: (0001) face 4.0° toward (11 $\bar{2}$ 0).

SEMI M92-0423 © SEMI 2023

4

SEMI Draft Document (Published): M092-0423 4H-SiC Homoepitaxial Wafer Specification 4H-SiC同质外延片标准

Copyright © 2023
Document ID: M092-0423-00-00
Single user license only. Copying and Networking prohibited.

6.2.5 Other specific technical parameters of substrates shall meet the requirements of SEMI M55, or shall meet the requirements of the specification agreed by the supplier and the customer.

6.3 Buffer Layer

6.3.1 Conduction type: n-type.

6.3.2 Dopant: nitrogen.

6.3.3 Thickness and Carrier Concentration

6.3.3.1 The thickness and carrier concentration of buffer layer should meet the requirements of Table 1.

Table 1 Buffer Layer Specification

Parameter	Target	Test Condition/Technique	Note
Thickness	20.5 μm	Determine by a method agreed upon between the supplier and the customer.	#1
Carrier Concentration	≥1 × 10 ¹⁹ cm ⁻³		

#1 The target value of thickness and carrier concentration of buffer layer is determined by the agreement between the supplier and the customer.

6.4 Epitaxial Layer

6.4.1 Conduction type: n-type/p-type.

6.4.2 Dopant: nitrogen/aluminum.

6.4.3 Carrier Concentration

6.4.3.1 Test Pattern

6.4.3.1.1 The test pattern of carrier concentration of epitaxial layer is shown in Figure 1.

Figure 1
Carrier Concentration Test Pattern

6.4.3.2 Coordinate of Test Points

6.4.3.2.1 The coordinate of each test point should meet the requirements of Table 2.

5

SEMI M92-0423 © SEMI 2023

Copyright © 2023
Document ID: M092-0423-00-00
Single user license only. Copying and Networking prohibited.

Table 2 Test Points Coordinates

Test Point (mm)	1	2	3	4	5	6	7	8	9	10
Wafer Diameter										
100.0 mm	(-45.0)	(-30.0)	(-20.0)	(-10.0)	(0.0)	(10.0)	(20.0)	(30.0)	(45.0)	(60.0)
150.0 mm	(-70.0)	(-55.0)	(-40.0)	(-25.0)	(-10.0)	(10.0)	(25.0)	(40.0)	(55.0)	(70.0)

6.4.3.3 Calculation Method

6.4.3.3.1 Average of carrier concentration: average value of each test point, and the calculation formula is shown as follows:

$$\bar{N}_i = \frac{\sum_{i=1}^n N_i}{n} \quad (1)$$

where:

N_i = concentration value of the i -th test point, unit: cm⁻³,

n = number of all test points, the number of test points for wafers with diameters of 100.0 mm and 150.0 mm is 8 and 10, respectively, and

\bar{N} = average of carrier concentration, unit: cm⁻³.

6.4.3.3.2 Tolerance of carrier concentration: The deviation between average and target of carrier concentration, and the calculation formula is shown as follows:

$$\text{Tolerance} = \frac{\bar{N} - \text{Target}}{\text{Target}} \times 100\% \quad (2)$$

where:

\bar{N} = average of carrier concentration, unit: cm⁻³, and

Target = target of carrier concentration for epitaxial growth.

6.4.3.3.3 Uniformity of carrier concentration: the calculation formula is shown as follows:

$$\text{Uniformity} = \frac{\sigma}{\bar{N}} \times 100\% \quad (3)$$
$$\sigma = \sqrt{\frac{\sum_{i=1}^n (N_i - \bar{N})^2}{n}} \quad (4)$$

where:

Uniformity = uniformity of carrier concentration,

σ = standard deviation between carrier concentration values at all test points,

\bar{N} = average of carrier concentration, unit: cm⁻³,

N_i = concentration value of the i -th test point, unit: cm⁻³, and

n = number of all test points, the number of test points for wafers with diameters of 100.0 mm and 150.0 mm is 8 and 10, respectively.

6.4.3.4 The specification of carrier concentration should meet the requirements of Table 3.

6

SEMI M92-0423 © SEMI 2023

Copyright © 2023
Document ID: M092-0423-00-00
Single user license only. Copying and Networking prohibited.

Table 3 Carrier Concentration Specification

Parameter	Specification		Test Condition/Technique
	Average (cm ⁻³)	Tolerance (%)	
Carrier Concentration	1 × 10 ¹⁹ to 5 × 10 ¹⁹	±15	Capacitance-voltage (C-V) measurement/SEMI M11392 or equivalent

#1 A method for measuring the carrier concentration of epitaxial layer.

6.4.4 Thickness

6.4.4.1 The test pattern, coordinate of test points and calculation method of thickness are consistent with the test of carrier concentration, referring to §6.4.3.1 through 6.4.3.3.

6.4.4.2 The specification of thickness should meet the requirements of Table 4.

Table 4 Thickness Specification

Parameter	Specification		Test Condition/Technique
	Average (μm)	Tolerance (%)	
Thickness	2-30	±10	Fourier transform infrared (FT-IR) measurement/SEMI M1392

#1 A method for measuring the thickness of epitaxial layer.

6.4.5 Surface Defect

6.4.5.1 Surface Killer Defect

6.4.5.1.1 The surface killer defect of epitaxial layer should meet the requirements of Table 5.

Table 5 Surface Killer Defect Specification

Parameter	Specification	Test Condition/Technique	Note
Total usable area (%)	≥90	Determine by a method agreed upon between the supplier and the customer.	#1

#1 The parameter of total usable area is defined in §4.3.20, and it is calculated by 2 mm × 2 mm grid size. The measurement area is the entire wafer surface except for 3 mm ETE area.

6.4.5.2 Surface Scratch

6.4.5.2.1 The surface scratch of epitaxial layer should meet the requirements of Table 6.

Table 6 Surface Scratch Specification

Parameter	Specification	Test Condition/Technique	Note
Surface scratch	cumulative length <1x wafer diameter	High intensity light, unaided eye/SEMI M1323	#1

#1 The measurement of surface is the entire wafer surface.

6.4.6 Surface Roughness

6.4.6.1 The surface roughness of epitaxial layer should meet the requirements of Table 7.

7

SEMI M92-0423 © SEMI 2023

Copyright © 2023
Document ID: M092-0423-00-00
Single user license only. Copying and Networking prohibited.

Table 7 Surface Roughness Specification

Parameter	Specification	Test Condition/Technique
Surface roughness (wafer center, scan size 10 μm × 10 μm)	<0.5 nm	Atomic force microscope (AFM) measurement/SEMI M440

#1 As an instrument for measuring micro-roughness.

6.4.7 Edge Chip

6.4.7.1 The edge chip of epitaxial layer should meet the requirements of Table 8.

Table 8 Edge Chip

Parameter	Specification	Test Condition/Technique	Note
Edge chip	None with length ≥1.5 mm or depth ≥1.0 mm	High intensity light, unaided eye/SEMI M1323	#1

#1 Chips measuring <0.5 mm in either length or depth are excluded from this definition. The measurement of area is the entire wafer surface.

6.4.8 Crack

6.4.8.1 The crack of epitaxial layer should meet the requirements of Table 9.

Table 9 Crack Specification

Parameter	Specification	Test Condition/Technique
Crack	None	High intensity light, unaided eye/SEMI M1323

6.4.9 Area Contamination

6.4.9.1 The area contamination of epitaxial layer should meet the requirements of Table 10.

Table 10 Area Contamination Specification

Parameter	Specification	Test Condition/Technique
Area contamination	None	High intensity light, unaided eye, the entire wafer surface/SEMI M1323

6.4.10 Flatness

6.4.10.1 The flatness of epitaxial layer should meet the requirements of Table 11.

Table 11 Flatness Specification

Parameter	Specification	Test Condition/Technique
GBIR (μm)	≤15	SEMI M11330
SBIR (μm)	≤5	SEMI M11330
Warp (μm)	≤50	SEMI M11390
Bow (μm)	≤30	SEMI M11390

7 Test Methods

7.1 Measurements shall be carried out according to the methods outlined in Table 12. Where no methods are specified, or where choices are given, the supplier and the customer shall agree in advance.

8

SEMI M92-0423 © SEMI 2023


12/17/2024

7

Documents in Work

SEMI Draft Document (Published): M092-0423 4H-SiC Homoepitaxial Wafer Specification 4H-SiC同质外延片标准

Copyright © SEMI
Document M092-0423-00-00
Single-use license only. Copying and retransmission prohibited.



7.2 Given the lack of standard reference materials, it is advisable that the supplier and the customer exchange samples to cross calibrate their measurement instruments and procedures.


Table 12 Parameter and Recommended Test Method

Category	Parameter	Test Method
Substrate	Polytype	None as yet
	Conductivity Type (Deposit)	None as yet
	Diameter	SEMI MF2074
	Thickness	SEMI MF533 or SEMI MF1530
	Surface Orientation	SEMI MF26 (Method A)
	Resistivity	SEMI MF673
	Primary Flat Length	SEMI MF671
	Primary Flat Orientation	SEMI MF847
	Secondary Flat Length	SEMI MF671
	Secondary Flat Orientation	SEMI MF847
	Microscope Density	Determine by a method agreed upon between the supplier and the purchaser
	Dislocation Etch Pit Density	KOH Etched Surface, SEMI M83 and SEMI M81 or by a method agreed upon between the supplier and the purchaser
	GRIR	SEMI MF1530
	SHIR	SEMI MF1530
	Warp	SEMI MF1360
Buffer layer	Bow	SEMI MF1360
	Polytype	None as yet
	Conductivity Type (Deposit)	None as yet
	Carrier Concentration	None as yet
	Thickness	None as yet
Epitaxial layer	Polytype	None as yet
	Conductivity Type (Deposit)	None as yet
	Carrier Concentration	SEMI MF1362 or equivalent
	Thickness	SEMI MF365
	Surface killer defect	Determine by a method agreed upon between the supplier and the customer
	Surface scratch	SEMI MF523
	Surface roughness	SEMI M40
	Edge chip	SEMI MF523
	Crack	SEMI MF523
	Area contamination	SEMI MF523
	GRIR	SEMI MF1530
	SHIR	SEMI MF1530
	Warp	SEMI MF1360
	Bow	SEMI MF1360

9

SEMI M092-0423 © SEMI 2023

Copyright © SEMI
Document M092-0423-00-00
Single-use license only. Copying and retransmission prohibited.



8 Sampling

8.1 Unless otherwise specified, ASTM E122 shall be used to define the sampling plan. When so specified, appropriate sample sizes shall be selected from each lot in accordance with ANSI/ASQ Z1.4. Each quality characteristic shall be assigned an acceptable quality level (AQL) or lot total percent defective (LTPD) value in accordance with ANSI/ASQ Z1.4 definitions for critical, major and minor classifications. If desired and so specified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL or LTPD values. Inspection levels shall be agreed upon between the supplier and the customer.

9 Certification

9.1 Upon request of the customer in the contract or order, a manufacturer's or supplier's certification that the material was manufactured and tested in accordance with this Specification, together with a report of the test results, shall be furnished at the time of shipment.

9.2 The customer and supplier may agree that the material shall be certified as 'capable of meeting' certain requirements. In this context, 'capable of meeting' shall signify that the supplier is not required to perform the appropriate tests in §§ 6 and 7, however, if the customer performs the test and the material fails to meet the requirement, the material may be subject to rejection.

10 Packing and Labeling

10.1 Special packing and marking requirements shall be subject to agreement between the supplier and the customer. Otherwise, all the wafers shall be handled, impeded, and packed in such a manner as to avoid chipping, scratches, and contamination in accordance with the best industry practices to provide sample protection against damage during shipment.

10.2 The wafers shall be identified by appropriately labeling the outside of each box or other container and each subdivision thereof in which it may reasonably be expected that the wafers will be stored prior to further processing. Identification shall include as a minimum the nominal diameter, conductive dopant (structure), quantity, and lot number.

11 Related Documents

11.1 *SEMI Standards and Guidelines*

SEMI MF154 — Guide for Identification of Structures and Contaminants Seen on Specular Silicon Surfaces

SEMI MF928 — Test Method for Edge Contour of Circular Semiconductor Wafers and Round Disk Substrates

SEMI T5 — Specification for Alphanumeric Marking of Round Compound Semiconductor Wafers

NOTICE: SEMI makes no warranties or representations as to the suitability of the Standards and Safety Guidelines set forth herein for any particular application. The determination of the suitability of the Standard or Safety Guideline is solely the responsibility of the user. Users are cautioned to refer to manufacturer's instructions, product labels, product data sheets, and other relevant literature, respecting any materials or equipment mentioned herein. Standards and Safety Guidelines are subject to change without notice.

By publication of this Standard or Safety Guideline, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in this Standard or Safety Guideline. Users of this Standard or Safety Guideline are expressly advised that determination of any such patent rights or copyrights and the risk of infringement of such rights are entirely their own responsibility.

10

Copyright © SEMI, 675 S. Milpitas Blvd., Milpitas, CA 95035. Reproduction of the contents in whole or in part is forbidden without express written consent of SEMI.

Documents Request Inactive

SEMI Draft Document: None

Documents Request Abolished

SEMI Draft Document: None



THANK YOU

STANDARDS